Multilevel Logic: Finding the Kernels

Loading...
Del curso dictado por University of Illinois at Urbana-Champaign
VLSI CAD Part I: Logic
77 calificaciones
University of Illinois at Urbana-Champaign
77 calificaciones
De la lección
2-Level Logic Synthesis, and Multi-Level Logic Synthesis via the Algebraic Model
In Week 3, we will move from "representing" things to "synthesizing" things. In this case, synthesis means "optimization", or maybe the word "minimization" is more familiar from hand work with Kmaps or Boolean algebra.

Conoce a los instructores

  • Rob A. Rutenbar
    Rob A. Rutenbar
    Adjunct Professor
    Department of Computer Science

Explora nuestro catálogo

Inscríbete de manera gratuita y obtén recomendaciones personalizadas, actualizaciones y ofertas.